Logo
Explore Help
Sign In
mirror/xemu
3
0
Fork 0
You've already forked xemu
mirror of https://github.com/mborgerson/xemu.git synced 2026-03-01 16:14:57 +00:00
Code Issues Projects Releases Wiki Activity
Files
074dbce5fcce597e61ff6c44d2977458f0ba2f29
xemu/include/hw/riscv
History
Michael Tokarev 42fe74998c riscv: spelling fixes
Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
2023-09-08 13:08:52 +03:00
..
boot_opensbi.h
include: Include headers where needed
2023-01-08 01:54:22 -05:00
boot.h
hw/riscv/boot.c: make riscv_load_initrd() static
2023-02-16 07:55:37 -08:00
microchip_pfsoc.h
include: Include headers where needed
2023-01-08 01:54:22 -05:00
numa.h
hw/riscv: use ms->fdt in riscv_socket_fdt_write_distance_matrix()
2023-01-20 10:14:14 +10:00
opentitan.h
hw/riscv/opentitan: Correct OpenTitanState parent type/size
2023-06-13 17:19:42 +10:00
riscv_hart.h
riscv: spelling fixes
2023-09-08 13:08:52 +03:00
shakti_c.h
hw/intc: sifive_plic: Change "priority-base" to start from interrupt source 0
2023-01-06 10:42:55 +10:00
sifive_cpu.h
…
sifive_e.h
hw/riscv: sifive_e: Support the watchdog timer of HiFive 1 rev b.
2023-07-10 22:29:15 +10:00
sifive_u.h
hw/riscv: Move the dtb load bits outside of create_fdt()
2023-03-01 17:19:14 -08:00
spike.h
hw/riscv/spike: use 'fdt' from MachineState
2023-01-20 10:14:13 +10:00
virt.h
hw/riscv/virt: Enable basic ACPI infrastructure
2023-03-06 11:35:04 -08:00
Powered by Gitea Version: 1.24.2 Page: 1812ms Template: 6ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API