Files
xemu/include/hw
Tommy Wu c1149f69ab target/riscv: Handle Smrnmi interrupt and exception
Because the RNMI interrupt trap handler address is implementation defined.
We add the 'rnmi-interrupt-vector' and 'rnmi-exception-vector' as the property
of the harts. It’s very easy for users to set the address based on their
expectation. This patch also adds the functionality to handle the RNMI signals.

Signed-off-by: Frank Chang <frank.chang@sifive.com>
Signed-off-by: Tommy Wu <tommy.wu@sifive.com>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-ID: <20250106054336.1878291-4-frank.chang@sifive.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2025-01-19 09:44:34 +10:00
..
2025-01-15 17:43:24 -05:00
2024-10-15 15:16:17 +01:00
2024-12-20 17:44:56 +01:00
2024-10-15 15:16:17 +01:00
2024-12-20 17:44:56 +01:00
2024-12-20 17:44:56 +01:00
2024-12-20 17:44:56 +01:00
2024-12-20 17:44:56 +01:00
2024-12-20 17:44:56 +01:00
2025-01-13 17:16:04 +01:00
2024-12-20 17:44:56 +01:00
2025-01-15 17:06:49 +00:00
2024-12-20 17:44:56 +01:00
2024-12-10 18:49:24 +01:00
2025-01-13 17:07:00 +01:00