mirror/android_kernel_fxtec_sm6115
3
0
Fork 0
mirror of https://github.com/LineageOS/android_kernel_fxtec_sm6115.git synced 2026-04-02 23:43:16 +00:00
Code Issues Packages Projects Releases Wiki Activity

dt-bindings: clock: Add support for KHAJE clock ids

Browse Source 
Add clock IDs for GCC/GPUCC/DISPCC for clients to be able to
request for clocks from these clock controllers.

Change-Id: I77e932413711121c5fab63d9b3436390b9f8014c
Signed-off-by: Madhuri Medasani <mmedasan@codeaurora.org>
This commit is contained in:
Madhuri Medasani
2021-04-28 16:49:31 +05:30
parent 9093207fa9
commit be68fd2d37
3 changed files with 249 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

34
include/dt-bindings/clock/qcom,dispcc-khaje.h Normal file
View File

@ -0,0 +1,34 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_KHAJE_H
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_KHAJE_H
/* DISP_CC clocks */
#define DISP_CC_PLL0 0
#define DISP_CC_MDSS_AHB_CLK 1
#define DISP_CC_MDSS_AHB_CLK_SRC 2
#define DISP_CC_MDSS_BYTE0_CLK 3
#define DISP_CC_MDSS_BYTE0_CLK_SRC 4
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 5
#define DISP_CC_MDSS_BYTE0_INTF_CLK 6
#define DISP_CC_MDSS_ESC0_CLK 7
#define DISP_CC_MDSS_ESC0_CLK_SRC 8
#define DISP_CC_MDSS_MDP_CLK 9
#define DISP_CC_MDSS_MDP_CLK_SRC 10
#define DISP_CC_MDSS_MDP_LUT_CLK 11
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 12
#define DISP_CC_MDSS_PCLK0_CLK 13
#define DISP_CC_MDSS_PCLK0_CLK_SRC 14
#define DISP_CC_MDSS_ROT_CLK 15
#define DISP_CC_MDSS_ROT_CLK_SRC 16
#define DISP_CC_MDSS_RSCC_AHB_CLK 17
#define DISP_CC_MDSS_RSCC_VSYNC_CLK 18
#define DISP_CC_MDSS_VSYNC_CLK 19
#define DISP_CC_MDSS_VSYNC_CLK_SRC 20
#define DISP_CC_SLEEP_CLK 21
#define DISP_CC_XO_CLK 22
#endif

188
include/dt-bindings/clock/qcom,gcc-khaje.h Normal file
View File

@ -0,0 +1,188 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_GCC_KHAJE_H
#define _DT_BINDINGS_CLK_QCOM_GCC_KHAJE_H
/* GCC clocks */
#define GPLL0 0
#define GPLL0_OUT_EVEN 1
#define GPLL1 2
#define GPLL10 3
#define GPLL11 4
#define GPLL3 5
#define GPLL3_OUT_EVEN 6
#define GPLL4 7
#define GPLL5 8
#define GPLL6 9
#define GPLL6_OUT_EVEN 10
#define GPLL7 11
#define GPLL8 12
#define GPLL8_OUT_EVEN 13
#define GPLL9 14
#define GPLL9_OUT_MAIN 15
#define GCC_AHB2PHY_CSI_CLK 16
#define GCC_AHB2PHY_USB_CLK 17
#define GCC_BIMC_GPU_AXI_CLK 18
#define GCC_BOOT_ROM_AHB_CLK 19
#define GCC_CAM_THROTTLE_NRT_CLK 20
#define GCC_CAM_THROTTLE_RT_CLK 21
#define GCC_CAMERA_AHB_CLK 22
#define GCC_CAMERA_XO_CLK 23
#define GCC_CAMSS_AXI_CLK 24
#define GCC_CAMSS_AXI_CLK_SRC 25
#define GCC_CAMSS_CAMNOC_ATB_CLK 26
#define GCC_CAMSS_CAMNOC_NTS_XO_CLK 27
#define GCC_CAMSS_CCI_0_CLK 28
#define GCC_CAMSS_CCI_CLK_SRC 29
#define GCC_CAMSS_CPHY_0_CLK 30
#define GCC_CAMSS_CPHY_1_CLK 31
#define GCC_CAMSS_CPHY_2_CLK 32
#define GCC_CAMSS_CSI0PHYTIMER_CLK 33
#define GCC_CAMSS_CSI0PHYTIMER_CLK_SRC 34
#define GCC_CAMSS_CSI1PHYTIMER_CLK 35
#define GCC_CAMSS_CSI1PHYTIMER_CLK_SRC 36
#define GCC_CAMSS_CSI2PHYTIMER_CLK 37
#define GCC_CAMSS_CSI2PHYTIMER_CLK_SRC 38
#define GCC_CAMSS_MCLK0_CLK 39
#define GCC_CAMSS_MCLK0_CLK_SRC 40
#define GCC_CAMSS_MCLK1_CLK 41
#define GCC_CAMSS_MCLK1_CLK_SRC 42
#define GCC_CAMSS_MCLK2_CLK 43
#define GCC_CAMSS_MCLK2_CLK_SRC 44
#define GCC_CAMSS_MCLK3_CLK 45
#define GCC_CAMSS_MCLK3_CLK_SRC 46
#define GCC_CAMSS_NRT_AXI_CLK 47
#define GCC_CAMSS_OPE_AHB_CLK 48
#define GCC_CAMSS_OPE_AHB_CLK_SRC 49
#define GCC_CAMSS_OPE_CLK 50
#define GCC_CAMSS_OPE_CLK_SRC 51
#define GCC_CAMSS_RT_AXI_CLK 52
#define GCC_CAMSS_TFE_0_CLK 53
#define GCC_CAMSS_TFE_0_CLK_SRC 54
#define GCC_CAMSS_TFE_0_CPHY_RX_CLK 55
#define GCC_CAMSS_TFE_0_CSID_CLK 56
#define GCC_CAMSS_TFE_0_CSID_CLK_SRC 57
#define GCC_CAMSS_TFE_1_CLK 58
#define GCC_CAMSS_TFE_1_CLK_SRC 59
#define GCC_CAMSS_TFE_1_CPHY_RX_CLK 60
#define GCC_CAMSS_TFE_1_CSID_CLK 61
#define GCC_CAMSS_TFE_1_CSID_CLK_SRC 62
#define GCC_CAMSS_TFE_2_CLK 63
#define GCC_CAMSS_TFE_2_CLK_SRC 64
#define GCC_CAMSS_TFE_2_CPHY_RX_CLK 65
#define GCC_CAMSS_TFE_2_CSID_CLK 66
#define GCC_CAMSS_TFE_2_CSID_CLK_SRC 67
#define GCC_CAMSS_TFE_CPHY_RX_CLK_SRC 68
#define GCC_CAMSS_TOP_AHB_CLK 69
#define GCC_CAMSS_TOP_AHB_CLK_SRC 70
#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 71
#define GCC_CPUSS_GNOC_CLK 72
#define GCC_DISP_AHB_CLK 73
#define GCC_DISP_GPLL0_CLK_SRC 74
#define GCC_DISP_GPLL0_DIV_CLK_SRC 75
#define GCC_DISP_HF_AXI_CLK 76
#define GCC_DISP_SLEEP_CLK 77
#define GCC_DISP_THROTTLE_CORE_CLK 78
#define GCC_DISP_XO_CLK 79
#define GCC_GP1_CLK 80
#define GCC_GP1_CLK_SRC 81
#define GCC_GP2_CLK 82
#define GCC_GP2_CLK_SRC 83
#define GCC_GP3_CLK 84
#define GCC_GP3_CLK_SRC 85
#define GCC_GPU_CFG_AHB_CLK 86
#define GCC_GPU_GPLL0_CLK_SRC 87
#define GCC_GPU_GPLL0_DIV_CLK_SRC 88
#define GCC_GPU_IREF_CLK 89
#define GCC_GPU_MEMNOC_GFX_CLK 90
#define GCC_GPU_SNOC_DVM_GFX_CLK 91
#define GCC_GPU_THROTTLE_CORE_CLK 92
#define GCC_PDM2_CLK 93
#define GCC_PDM2_CLK_SRC 94
#define GCC_PDM_AHB_CLK 95
#define GCC_PDM_XO4_CLK 96
#define GCC_PRNG_AHB_CLK 97
#define GCC_QMIP_CAMERA_NRT_AHB_CLK 98
#define GCC_QMIP_CAMERA_RT_AHB_CLK 99
#define GCC_QMIP_DISP_AHB_CLK 100
#define GCC_QMIP_GPU_CFG_AHB_CLK 101
#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 102
#define GCC_QUPV3_WRAP0_CORE_2X_CLK 103
#define GCC_QUPV3_WRAP0_CORE_CLK 104
#define GCC_QUPV3_WRAP0_S0_CLK 105
#define GCC_QUPV3_WRAP0_S0_CLK_SRC 106
#define GCC_QUPV3_WRAP0_S1_CLK 107
#define GCC_QUPV3_WRAP0_S1_CLK_SRC 108
#define GCC_QUPV3_WRAP0_S2_CLK 109
#define GCC_QUPV3_WRAP0_S2_CLK_SRC 110
#define GCC_QUPV3_WRAP0_S3_CLK 111
#define GCC_QUPV3_WRAP0_S3_CLK_SRC 112
#define GCC_QUPV3_WRAP0_S4_CLK 113
#define GCC_QUPV3_WRAP0_S4_CLK_SRC 114
#define GCC_QUPV3_WRAP0_S5_CLK 115
#define GCC_QUPV3_WRAP0_S5_CLK_SRC 116
#define GCC_QUPV3_WRAP_0_M_AHB_CLK 117
#define GCC_QUPV3_WRAP_0_S_AHB_CLK 118
#define GCC_SDCC1_AHB_CLK 119
#define GCC_SDCC1_APPS_CLK 120
#define GCC_SDCC1_APPS_CLK_SRC 121
#define GCC_SDCC1_ICE_CORE_CLK 122
#define GCC_SDCC1_ICE_CORE_CLK_SRC 123
#define GCC_SDCC2_AHB_CLK 124
#define GCC_SDCC2_APPS_CLK 125
#define GCC_SDCC2_APPS_CLK_SRC 126
#define GCC_SYS_NOC_CPUSS_AHB_CLK 127
#define GCC_SYS_NOC_UFS_PHY_AXI_CLK 128
#define GCC_SYS_NOC_USB3_PRIM_AXI_CLK 129
#define GCC_UFS_CLKREF_CLK 130
#define GCC_UFS_PHY_AHB_CLK 131
#define GCC_UFS_PHY_AXI_CLK 132
#define GCC_UFS_PHY_AXI_CLK_SRC 133
#define GCC_UFS_PHY_ICE_CORE_CLK 134
#define GCC_UFS_PHY_ICE_CORE_CLK_SRC 135
#define GCC_UFS_PHY_PHY_AUX_CLK 136
#define GCC_UFS_PHY_PHY_AUX_CLK_SRC 137
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK 138
#define GCC_UFS_PHY_RX_SYMBOL_1_CLK 139
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK 140
#define GCC_UFS_PHY_UNIPRO_CORE_CLK 141
#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 142
#define GCC_USB30_PRIM_MASTER_CLK 143
#define GCC_USB30_PRIM_MASTER_CLK_SRC 144
#define GCC_USB30_PRIM_MOCK_UTMI_CLK 145
#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 146
#define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC 147
#define GCC_USB30_PRIM_SLEEP_CLK 148
#define GCC_USB3_PRIM_CLKREF_CLK 149
#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 150
#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 151
#define GCC_USB3_PRIM_PHY_PIPE_CLK 152
#define GCC_VCODEC0_AXI_CLK 153
#define GCC_VENUS_AHB_CLK 154
#define GCC_VENUS_CTL_AXI_CLK 155
#define GCC_VIDEO_AHB_CLK 156
#define GCC_VIDEO_AXI0_CLK 157
#define GCC_VIDEO_THROTTLE_CORE_CLK 158
#define GCC_VIDEO_VCODEC0_SYS_CLK 159
#define GCC_VIDEO_VENUS_CLK_SRC 160
#define GCC_VIDEO_VENUS_CTL_CLK 161
#define GCC_VIDEO_XO_CLK 162
/* GCC resets */
#define GCC_QUSB2PHY_PRIM_BCR 0
#define GCC_QUSB2PHY_SEC_BCR 1
#define GCC_SDCC1_BCR 2
#define GCC_SDCC2_BCR 3
#define GCC_UFS_PHY_BCR 4
#define GCC_USB30_PRIM_BCR 5
#define GCC_USB3PHY_PHY_PRIM_SP0_BCR 6
#define GCC_USB3_PHY_PRIM_SP0_BCR 7
#define GCC_USB_PHY_CFG_AHB2PHY_BCR 8
#define GCC_VCODEC0_BCR 9
#define GCC_VENUS_BCR 10
#define GCC_VIDEO_INTERFACE_BCR 11
#endif

27
include/dt-bindings/clock/qcom,gpucc-khaje.h Normal file
View File

@ -0,0 +1,27 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_KHAJE_H
#define _DT_BINDINGS_CLK_QCOM_GPU_CC_KHAJE_H
/* GPU_CC clocks */
#define GPU_CC_PLL0 0
#define GPU_CC_PLL0_OUT_MAIN 1
#define GPU_CC_PLL1 2
#define GPU_CC_AHB_CLK 3
#define GPU_CC_CRC_AHB_CLK 4
#define GPU_CC_CX_GFX3D_CLK 5
#define GPU_CC_CX_GMU_CLK 6
#define GPU_CC_CX_SNOC_DVM_CLK 7
#define GPU_CC_CXO_AON_CLK 8
#define GPU_CC_CXO_CLK 9
#define GPU_CC_GMU_CLK_SRC 10
#define GPU_CC_GX_CXO_CLK 11
#define GPU_CC_GX_GFX3D_CLK 12
#define GPU_CC_GX_GFX3D_CLK_SRC 13
#define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 14
#define GPU_CC_SLEEP_CLK 15
#endif