Peter Maydell 87562e4f4a target-arm: Enable the AArch32 ATS12NSO ops
Apply the correct conditions in the ats_access() function for
the ATS12NSO* address translation operations:
 * succeed at EL2 or EL3
 * normal UNDEF trap from NS EL1
 * trap to EL3 from S EL1 (only possible if EL3 is AArch64)

(This change means they're now available in our EL3-supporting
CPUs when they would previously always UNDEF.)

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Message-id: 1437751263-21913-5-git-send-email-peter.maydell@linaro.org
2015-08-25 15:45:08 +01:00
2015-07-08 13:11:01 +02:00
2015-08-14 09:51:31 -04:00
2015-07-24 13:57:44 +02:00
2015-07-27 22:44:47 +03:00
2015-08-14 23:40:32 +02:00
2015-04-30 16:05:48 +03:00
2015-08-14 23:40:32 +02:00
2015-06-12 13:42:17 +01:00
2015-07-27 22:44:47 +03:00
2015-08-19 16:29:53 +01:00
2015-07-27 22:44:47 +03:00
2015-07-24 13:57:45 +02:00
2015-07-24 13:57:45 +02:00
2015-07-24 13:57:45 +02:00
2015-05-11 08:59:07 -04:00
2015-05-22 15:58:22 -04:00
2015-08-19 16:29:53 +01:00
2015-08-11 23:15:55 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
Languages
C 82.6%
C++ 7%
Python 3.3%
Dylan 2.8%
Shell 1.5%
Other 2.5%