Kwok Cheung Yeung ea3164aafc linux-user: Fix MIPS ISA transitions during signal handling
Processors supporting the MIPS16 or microMIPS ISAs set bit 0 in target
addresses to indicate that the target is written using a compressed ISA.

During signal handling, when jumping to or returning from a signal
handler, bit 0 of the destination PC is inspected and MIPS_HFLAG_M16 in
hflags cleared or set accordingly.  Bit 0 of the PC is then cleared.

Signed-off-by: Kwok Cheung Yeung <kcy@codesourcery.com>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
2013-05-20 18:16:17 +02:00
2013-05-03 12:04:49 -05:00
2013-04-18 13:50:53 +02:00
2013-05-12 13:25:55 +04:00
2012-12-19 08:29:06 +01:00
2013-05-03 13:53:46 +02:00
2013-05-08 15:28:49 +02:00
2013-05-06 17:22:48 +02:00
2013-05-03 13:58:09 +02:00
2013-04-08 18:13:10 +02:00
2013-05-08 20:23:20 +02:00
2013-04-08 18:13:10 +02:00
2013-05-03 13:58:09 +02:00
2013-04-26 20:18:24 +02:00
2013-04-18 13:50:53 +02:00
2013-02-21 16:17:31 -06:00
2013-04-08 18:13:10 +02:00
2013-04-29 12:16:36 -05:00
2013-02-21 16:17:31 -06:00
2013-05-03 12:04:40 -05:00
2013-05-03 13:05:49 +02:00
2013-03-11 13:32:03 +01:00
2013-02-22 21:21:10 +01:00
2013-05-03 12:04:57 -05:00
2013-05-01 13:06:07 +02:00
2013-05-03 12:04:40 -05:00
2013-05-20 10:55:18 -05:00
2013-04-08 18:13:10 +02:00
2013-04-08 18:13:10 +02:00

Read the documentation in qemu-doc.html or on http://wiki.qemu.org

- QEMU team
Description
Languages
C 82.6%
C++ 7%
Python 3.3%
Dylan 2.8%
Shell 1.5%
Other 2.5%